SUPPLEMENTAL INFORMATION DISCLOSURE CITATION IN AN APPLICATION August 18, 2004 (Use several sheets if necessary)	ATTORNEY DOCKET NO. 2037.1004-007	APPLICATION NO. 10/645,330		
			FILING DATE August 21, 2003	
	EXAMINER Michael T. Tran		CONFIRMATION NO. GRO 7565 28	

U.S. PATENT DOCUMENTS						
EXAM- INER INI- TIAL	REF. NO.	DOCUMENT NUMBER Number-Kind Code (if known)	ISSUE DATE / PUBLICATION DATE MM-DD-YYYY CIS Sub	NAME OF PATENTEE OR APPLICANT OF CITED DOCUMENT		
out	AC2	4,623,805 OIPE	11-18-1986 327 52	Flora et al.		
	AD2	4,755,704 AUG 26 20C4	07-05-1988 327 152	Flora et al.		
	AE2	4,338,569	07-06-1982 327 158	Petrich		
	AF2	4,604,582	08-05-1986 327 147	Strenkowski et al.		
	AG2	4,637,018	01-13-1987 714 700	Flora et al.		
	AH2	5,272,729	12-21-1993 375 371	Bechade et al.		
wh (AI2	4,330,852	05-18-1982 365 221	Redwine et al.		
				·		
						
			<u></u>			

			,	 			
EXAMINER	M.	TRAN	DATE	 10	16	04	

PTO-1449 REPRODUCED	ATTORNEY DOCKET NO. 2037.1004-007	APPLICATION NO. 10/645,330
SUPPLEMENTAL INFORMATION DISCLOSURE CITATION IN AN APPLICATION PE	FIRST NAMED INVENTOR Richard C. Foss	FILING DATE August 21, 2003
(Use several sheets if necessary) AUG 2 6 20C4		CONFIRMATION NO. GROUP 2818

	OTHER DOCUMENTS Cincluding Author, Title, Date, Pertinent Pages, Etc.)
Mar	Hatakeyama, Atsushi, et al., "A 256Mb SDRAM Using a Register-Controlled Digital DLL," Fujitsu Limited, Kawasaki, Japan.
AW AW	Hatakeyama, Atsushi, et al., "A 256-Mb SDRAM Using a Register-Controlled Digital DLL," IEEE Journal of Solid-State Circuits, Vol. 32, No. 11, pp. 1728-1734 (November 1997).
AX	Efendovich, Avner, et al., "Multifrequency Zero-Jitter Delay-Locked Loop," IEEE Journal of Solid-State Circuits, Vol. 29, No. 1, pp. 67-70 (January 1994).
AY	Choi, Yunho, et al., "16Mbit Synchronous DRAM with 125Mbyte/sec Data Rate," 1993 Symposium on VLSI Circuits Digest of Technical Papers, pp. 65-66, (1993).
AZ	Lee, Thomas H., et al., "A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM," IEEE International Solid-State Circuits Conference, Session 18, pp. 300-301 (February 18, 1994).
AR2	Takai, Yasuhiro, et al., "250 Mbyte/s Synchronous DRAM Using a 3-Stage-Pipelined Architecture," IEEE Journal of Solid-State Circuits, Vol. 29, No. 4, pp. 426-431 (April 1994).
AS2	Choi, Yunho, et al., "16-Mb Synchronous DRAM with 125-Mbyte/s Data Rate," IEEE Journal of Solid-State Circuits, Vol. 29, No. 4, pp. 529-533 (April 1994).
ON I AT2	Takai, Y., et al., "250 Mbyte/sec Synchronous DRAM Using a 3-Stage-Pipelined Architecture," 1993 Symposium on VLSI Circuits Digest of Technical Papers, pp. 59-60, (1993).

EXAMINER TRAN	DATE CONSIDERED /0/	17/	04
			